Reader · no content
No body text on file.
Open the original to read the full piece.
🍪 TWiC: Intel with TeraFab+Sambanova+Google, Samsung and Anthropic 🚀, AGI CPU in China
Brief
Intel’s recent string of moves — market cap >$300B, joining Musk’s TeraFab (Apr 7, 2026) and partnerships with SambaNova and Google — signal a potential commercial turnaround centered on packaging and heterogeneous datacenter stacks. With TSMC CoWoS constrained, Intel’s EMIB packaging has seen accelerated demand through 2026; TeraFab’s 1 TW/year ambition offers Intel a whale customer if wafer starts materialize. The Intel–SambaNova stack pairs GPUs for prefill, Intel Xeon 6 as host/action CPUs and SambaNova SN50 RDUs for decode; the RDU’s SRAM+HBM+DRAM approach and “predetermined” data-paths aim to cut the number of decode chips versus SRAM-limited LPUs (a contrast drawn with Groq’s inelastic LPU design). Separately, Google+Intel deployments of Xeons plus IPUs (DPU-like offloads) reinforce x86’s role in heavy AI orchestration workloads.
Macro demand is amplifying these hardware bets: Samsung projects Q1 2026 profit of 57T won ($38B), a 755% YoY increase driven ~95% by memory, validating a multi‑year DRAM supercycle; Anthropic reported a $30B ARR (Apr 6, 2026) and booked 3.5 GW of Google TPU capacity starting 2027 while hedging across AWS/TPU/NVIDIA. Finally, Arm’s intent to sell finished AGI CPUs into China (rather than license IP) creates a fast route for Chinese datacenters to access high‑core, AI‑optimized server processors without transferring chip design IP — a notable strategic loophole with geopolitical implications.
Why it matters
Intel’s market cap topped $300B in early April 2026 — roughly 3x growth in 6–9 months — as its EMIB packaging gains traction while TSMC CoWoS remains capacity-constrained.
Key details
- On Apr 7, 2026 Intel joined Elon Musk’s TeraFab consortium (SpaceX, xAI, Tesla) to help deliver the project’s 1 TW/year compute target, providing advanced nodes, packaging and volume manufacturing expertise.
- Intel + SambaNova announced a heterogeneous inference stack combining GPUs for prefill, Intel® Xeon® 6 as host/“action” CPUs and SambaNova SN50 RDUs for decode; the RDU mixes SRAM, HBM and DRAM and “predetermines” data paths to reduce required decode-chip counts.
- Google and Intel agreed to deploy Xeon CPUs plus Infrastructure Processing Units (IPUs) — offloading networking/storage/security tasks to free CPU cycles for AI orchestration, positioning x86 Xeon strongly in AI datacenters.
- Memory boom and customers: Samsung projected Q1 2026 profit of 57T won ($38B), a 755% YoY jump from 6.7T won ($5B) in Q1 2025 (95% driven by memory); Anthropic announced a $30B annualized revenue run rate on Apr 6, 2026 and secured 3.5 GW of Google TPUs (via Broadcom) starting 2027.
- Arm plans to sell finished AGI CPUs into China (per CEO Rene Haas), exploiting an export-control gap that blocks IP licensing (Neoverse V3) but not sales of completed processors.