No body text on file.
Open the original to read the full piece.
Epoch AI’s May 8, 2026 AI Chip Components explorer maps upstream constraints by estimating how Nvidia, AMD, Google, and Amazon consume three critical inputs—TSMC advanced logic wafers, HBM from SK Hynix/Samsung/Micron, and TSMC CoWoS packaging—on a per‑chip, per‑designer, quarterly basis (chip scope only). The dataset shows distinct phases: CoWoS packaging was the choke point in late 2024–early 2025 (top four used nearly all CoWoS capacity, now ~80–85% after expansion), then HBM tightened sharply in 2025 as U.S. export controls cut Chinese demand and the four designers ramped memory‑heavy chips. Component spending jumped from $22B to $52B (2024→2025), with HBM responsible for roughly $20B of that rise and HBM’s cost share growing to about two‑thirds of component spend by end‑2025. Leading‑edge logic remained a softer constraint (top four ≈11% of advanced logic wafers in 2024–25), but next‑gen 3nm AI chips will raise advanced‑node pressure.
Epoch AI launched the AI Chip Components explorer (published 2026-05-08) to estimate chip-component consumption by the four leading U.S. AI chip designers—Nvidia, AMD, Google, and Amazon—focusing on chip-level inputs: advanced logic wafers (TSMC), high-bandwidth memory (SK Hynix / Samsung / Micron), and advanced packaging (TSMC CoWoS).
Open the original to read the full piece.